A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout

نویسنده

  • Jingbo Ye
چکیده

Optical data links are used in detector front-end electronics readout systems of experiments in the Tevatron and the LHC. Optical links in high energy particle physics experiments usually have special requirements such as radiation tolerance, ultra high reliability and low power dissipation. These requirements are often not met by commercial components which are designed for applications in non-radiation, accessible (for maintenance) environment, and for multi-vendor systems so the parts must comply with certain standards. Future HEP experiments such as the upgrades for the sLHC call for optical links with ultra high data bandwidth, higher radiation tolerance and ultra low power dissipation. To meet these challenges and in particular those in the upgrade for the ATLAS Liquid Argon Calorimeter readout that calls for an optical link system of 100 Gbps for each front-end board, we adopted a full custom front-end electronics system design based on application specific integrated circuits. Reported here are the development and test results of two circuits: a 5 Gbps serializer and a 5 GHz phase locked loop, and a block diagram design for the 100 Gbps optical link.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade

We have been developing a serializer application-specific integrated circuit (ASIC) based on a commercial 0.25-μm silicon-on-sapphire (SOS) CMOS technology for the ATLAS liquid argon calorimeter front-end electronics upgrade. The first prototype, a 5 Gbps 16:1 serializer has been designed, fabricated, and tested in lab environment and in 200 MeV proton beam. The test results indicate that the f...

متن کامل

An Optical Demo-Link for ATLAS Inner Detector Readout Upgrade

The GOL ASIC is a serializer chip developed by CERN based on a 0.25 μm CMOS technology [1]. The GOL operates with two data rates: 800 Mbps and 1.6 Gbps. This ASIC has been evaluated with radiation tolerance requirement for the ATLAS Inner Detector upgrade for the SLHC 1 . A demo-link has been designed and constructed to read out silicon detectors in the test staves through fiber optics. Through...

متن کامل

Status Report on the LOC ASIC

Based on a commercially available 0.25 μm Silicon on Sapphire CMOS technology, we are developing the LOC ASIC for high speed serial data transmission in the front-end electronics systems of the ATLAS upgrade for the SLHC 1 . Evaluation of this technology for applications in the SLHC, based on a dedicated test chip, has been performed with irradiation tests in gamma (Co-60) and in 230 MeV proton...

متن کامل

The LHCb Upgrade from 1 to 40 MHz readout

The LHCb experiment at the LHC will upgrade its detector to take data at luminosities of above 1033 cm−2s−1 from 2018 onwards. The fully upgraded detector will use a new front-end electronics to readout collision events at 40MHz. A new fully software based trigger will be implemented and will increase the trigger efficiencies, specially in the hadronic decay channels. The silicon vertex detecto...

متن کامل

Development of the n-XYTER front end board FEB-D for CBM

Employment of highly integrated ASIC front-end electronics in GSI and FAIR detector systems is crucial in view of current and future detector granularity, overall channel number and radiation length to be minimized. Yet, integration of such multi-channel readout chips into detectors brings a severe technological gap up to light, where channel pitch on silicon is found on the order of 50 μm, whe...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010